

**Paper 7, TDC Part-3**  
**Discussion of some questions of 2018**  
**Lecture - 3**

**By:**

**Mayank Mausam**

**Assistant Professor (Guest Faculty)**

**Department of Electronics**

**L.S. College, BRA Bihar University,**

**Muzaffarpur, Bihar**

## Discussion of 2018 Questions


Q8 Explain the operation of Full Adder with truth table and realize them using NAND gates.

Ans A full adder is a logic circuit that allows addition of carry from the lower order bits when multibit addition is performed.

Therefore the full adder circuits have 3-input lines (two for binary inputs and one for carry bit from the previous addition) and two-output lines are "Sum and Carry".

A, B

## Discussion of 2018 Questions



Block diagram of full Adder ckt

As a full adder has 3-input lines so we will have 8 possible operation i.e. 8 possible input condition and for each possible input condition we will have two output. The MSB of the output is referred as "Carry" and LSB represents "Sum". The truth table for the operation of Full adder is given is

## Discussion of 2018 Questions

Inputs			Outputs	
A	B	Carry <sub>in</sub>	Carry <sub>out</sub>	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

The boolean expression for Sum and Carry<sub>out</sub> can be derived using 8-cells K-map for each output i.e. Sum and Carry<sub>out</sub>

## Discussion of 2018 Questions

A \ B	00	01	11	10
0		1		1
1	1		1	

K-Map For Sum

$$\text{Sum} = \bar{A}\bar{B}\text{Carry}_in + \bar{A}B\bar{\text{Carry}}_in + A\bar{B}\bar{\text{Carry}}_in + AB\text{Carry}_in$$

$$= \bar{A}(\bar{B}\text{Carry}_in + B\bar{\text{Carry}}_in) + A(\bar{B}\bar{\text{Carry}}_in + B\text{Carry}_in)$$

$$= \bar{A}(B \oplus \text{Carry}_in) + A(B \odot \text{Carry}_in)$$

$$\text{Sum} = A \oplus B \oplus \text{Carry}_in$$

# Discussion of 2018 Questions

K-Map for Carryout

A \ B Carryin	00	01	11	10
0	0	0	1	0
1	0	1	1	1

K-Map for Carryout

$$\text{Carryout} = A \text{Carryin} + B \text{Carryin} + AB$$

for Realizing using NAND gates only we write,

$$\text{Carryout} = AB + A\bar{B}\text{Carryin} + \bar{A}B\text{Carryin}$$


# Discussion of 2018 Questions

$$= \underline{\underline{AB + \text{Carry}_{in} (A \oplus B)}}$$

$$\text{Carry}_{out} = \underline{\underline{AB + \text{Carry}_{in} (A \oplus B)}}$$

$$= \underline{\underline{\overline{AB} \cdot \text{Carry}_{in} (A \oplus B)}}$$

Realization of Full Adder Using NAND gates



Realization of Full Adder using NAND gates

## Discussion of 2018 Questions

Q(9) Design BCD to Excess-3 code converter using minimum number of NAND gates.

ans: In digital application, there are different types of ~~code~~ binary codes that are used in different logic ckt. To interact one application with other application with different types of binary code we need code converter ckt.

The process of code conversion can be done with the help of combinational circuits. Combinational ckt can be design by obtaining the expression using K-Map and mapping the truth table on K-Map.

## Discussion of 2018 Questions

BCD is Binary Coded Decimal representation of decimal no. 0 to 9, where decimal nos. from 0 to 9 is represented using 4-bits. Whereas Excess-3 code is also binary representation of numbers where its no. is represented by increasing (adding) '3' and then representing the number in binary form.

Example Excess-3 representation of 5 is obtained as.

$$5 \rightarrow \text{In Excess-3 } (5+3=8) = "1000"$$

## Discussion of 2018 Questions

Truth table for BCD to Excess-3

Decimal Numbers	BCD code				Excess-3			
	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

# Discussion of 2018 Questions

K-Map for  $E_3$

$D_3 \backslash D_2 \backslash D_0$	00	01	11	10
00				
01		1	1	1
11	X	X	X	X
10	1	1	X	X

$D_3$        $D_2 D_0$        $D_2 D_1$

$$E_3 = D_3 + D_2 D_0 + D_2 D_1$$

K-Map for  $E_2$

$D_3 \backslash D_2 \backslash D_0$	00	01	11	10
00		1	1	1
01	1			
11	X	X	X	X
10	1	X	X	X

$D_2 \bar{D}_1 \bar{D}_0$        $\bar{D}_2 D_0$        $\bar{D}_2 D_1$

$$E_2 = \bar{D}_2 D_0 + \bar{D}_2 D_1 + D_2 \bar{D}_1 \bar{D}_0$$

# Discussion of 2018 Questions

K-Map for  $E_1$

$D_3 D_2 \backslash D_1 D_0$	00	01	11	10
00	1		1	
01	1		1	
11	x	x	x	x
10	1		x	x

$\bar{D}_1 \bar{D}_0$        $D_1 D_0$

$E_1 = \bar{D}_1 \bar{D}_0 + D_1 D_0$

K-Map for  $E_0$

$D_3 D_2 \backslash D_1 D_0$	00	01	11	10
00	1			1
01	1			1
11	x	x	x	x
10	1		x	x

$\bar{D}_0$

$E_0 = \bar{D}_0$

## Discussion of 2018 Questions


So to design using minimum no. of gates, we write expression in terms of NAND logic.

$$E_3 = \overline{\overline{D_3} + \overline{D_2 D_0} + \overline{D_2 D_1}}$$
$$= \overline{\overline{D_3} \cdot \overline{D_2 D_0} \cdot \overline{D_2 D_1}}$$


$$E_2 = \overline{\overline{D_2 D_0} + \overline{D_2 D_1} + \overline{D_2 \overline{D_1} \overline{D_0}}}$$
$$= \overline{\overline{D_2 D_0} \cdot \overline{D_2 D_1} \cdot \overline{D_2 \overline{D_1} \overline{D_0}}}$$

$$E_1 = \overline{\overline{D_1 \overline{D_0}} + \overline{D_1 D_0}} = \overline{\overline{D_1 \overline{D_0}} \cdot \overline{D_1 D_0}}$$

# Discussion of 2018 Questions




# Discussion of 2018 Questions



Logic Diagram for BCD to Excess-3 code converter using minimum number of NAND

# Discussion of 2018 Questions



# Combinational Logic Design

Refer book- Modern Digital Electronics by RP Jain.

***Thank You***