

Paper 7, TDC Part-3
Chapter– 4, Combinational Logic Design
Lecture - 14

By:

Mayank Mausam

Assistant Professor (Guest Faculty)

Department of Electronics

L.S. College, BRA Bihar University,

Muzaffarpur, Bihar

Combinational Logic Design

3. Half-Subtractor:- A logic ckt. for the subtraction of B (subtrahend) from A (minuend) is referred to as a half-subtractor, here A & B are 1-bit numbers.

Rules of Binary Subtraction is just like decimal ~~subtraction~~ number subtraction process and is illustrated in below truth table

Minuend (A)	Subtrahend (B)	Difference (D)	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Combinational Logic Design

In a subtraction process of two ~~one~~ ^{binary} numbers is as below.

→ If the minuend and subtrahend both are equal then, difference & borrow both will be '0'.

→ When the minuend is greater than subtrahend then the difference is '1' while borrow is '0'.

→ When the minuend is smaller than subtrahend then the minuend will borrow 1 from the higher bit of minuend, then the minuend will become greater than the

Combinational Logic Design

subtrahend and the subtraction will result as difference = 1 & borrow = 1.


As per truth table, the difference part for 4 different conditions for a two 1 bit number can be implemented with Ex-OR gate while the borrow part can be ~~imple~~ realized using "NOT" gate & "AND" gate.

$$\text{i.e. } D = \bar{A}B + A\bar{B} = A \oplus B$$

$$B_w = \bar{A}B$$

Combinational Logic Design

Realization of Half Subtractor using gates is shown below:->




* Realization of ~~x~~ half subtractor ckt using NAND gates only.

As we have seen that the half subtractor can be realized using Ex-OR gate, AND gate and NOT gate.

In the half-adder section we have realized the Ex-OR gate using 4-NAND gates only.

Combinational Logic Design

So the difference part is realized using NAND gates. While the borrow part is $(\overline{A}B)$ is one of the term of Ex-OR expression so it can be also obtained as per below ckt. diagram.



Combinational Logic Design

Let us see \Rightarrow

$$B_w = \overline{B \cdot (AB)} = B \cdot \overline{(AB)}$$

$$= B \cdot (\overline{A} + \overline{B}) \quad [\text{Using De Morgan's Theorem}]$$

$$B_w = \overline{A}B \quad [\overline{B}B = 0]$$

So a half subtractor ~~ckt~~ ^{also} can be realized using 5 NAND gates only, like a half adder ckt.

Full Subtractor \Rightarrow For performing ~~subtraction~~ subtraction of two multibit numbers we need as many full subtractor block ~~ckt~~ as there are bits in the numbers. A full subtractor ckt includes three inputs

Combinational Logic Design

A_n (minuend), B_n (subtrahend) and B_{n-1} (borrow from the previous stage) and two outputs, D_n (difference) and B_n (borrow). The truth table for a full subtractor is given below.

Inputs			Outputs	
A_n	B_n	B_{n-1}	D_n	B_n
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Combinational Logic Design

Refer book- Modern Digital Electronics by RP Jain.

Thank You